Jak Začít?

Máš v počítači zápisky z přednášek
nebo jiné materiály ze školy?

Nahraj je na studentino.cz a získej
4 Kč za každý materiál
a 50 Kč za registraci!




Předmět Digital Engineering (AE2B99DIT)

Na serveru studentino.cz naleznete nejrůznější studijní materiály: zápisky z přednášek nebo cvičení, vzorové testy, seminární práce, domácí úkoly a další z předmětu AE2B99DIT - Digital Engineering, Fakulta elektrotechnická, České vysoké učení technické v Praze (ČVUT).

Top 10 materiálů tohoto předmětu

Materiály tohoto předmětu

Materiál Typ Datum Počet stažení

Další informace

Cíl

The goal of this course is to introduce the philosophy of digital circuits, to provide formal description of combinational and sequential logical circuits, their functional blocks. Both mathematical and functional description, as well as minimization algorithms for output and transient functions of digital components and circuits is presented. Karnaugh maps, latch elements, finite-state Mealy and Moore machines are the essential part of the content. Design approaches are evaluated based on sample tasks and case studies.

Literatura

[1] FABRICIUS, E. : Digital Design and Switching Theory CRC Press; 1 edition, 1992[2] GREGG, J.: Ones and Zeros: Understanding Boolean Algebra, Digital Circuits, and the Logic of Sets (IEEE Press Understanding Science & Technology Series), 1998[3] WHITESITT, J.: Boolean Algebra and Its Applications (Dover Books on Computer Science), 2010[4] STANKOVIC, R., ASTOLA, J.: From Boolean Logic to Switching Circuits and Automata: Towards Modern Information Technology (Studies in Computational Intelligence), Springer, 2011[5] HASSOUN, S., SASAO, T.: Logic Synthesis and Verification (The Springer International Series in Engineering an1d Computer Science), Kluver Academic Publisher, 2001[6] HACHTEL, G., SOMENZI, F.: Logic Synthesis and Verification Algorithms, Springer, 2006[7] KOHAVI, Z., JHA, N.: Switching and Finite Automata Theory, Cambridge University Press, 2009[8] HOLDSWORTH, B., WOODS, C.: Digital Logic Design, Integra Software Services, UK Printed, Fourth Edition, 2002[9] PEDRONI, V.: Circuit Design and Simulation with VHDL, MIT Press, 2010[10] NELSON, V., NAGLE, H., CARROLL, B., IRWIN, D.: Digital Logic Circuit Analysis and Design, 1995

Požadavky

Credits from the laboratory are the entrance condition for the final examination. There are 24 points to get from the reports i.e. 3 points x 8 reports, (the score of at least 13 points is required). 26 points are to get from Test 1 within labs - at least 14 points are required to pass. 50 points are to get from the final examination (sequential logics - design tasks). The score of at least 26 points is required to pass. Points from the reports, Test 1 and Final exam are added.

Garant

Michal Lucki

Vyučující

Michal Lucki