TDA2003
Níže je uveden pouze náhled materiálu. Kliknutím na tlačítko 'Stáhnout soubor' stáhnete kompletní formátovaný materiál ve formátu PDF.
Symbol
Parameter
Test conditions
Min.
Typ.
Max.
Unit
B
Frequency response (-3 dB)
Po = 1W
RL = 4
Ω
40 to 15,000
Hz
d
Distortion
f = 1 kHz
Po = 0.05 to4.5W RL = 4
Ω
Po = 0.05 to 7.5W RL = 2
Ω
0.15
0.15
%
%
Ri
Input resistance (pin 1)
f = 1 kHz
70
150
k
Ω
Gv
Voltage gain (open loop)
f = 1 kHz
f = 10 kHz
80
60
dB
dB
Gv
Voltage gain (closed loop)
f = 1 kHz
RL = 4
Ω
39.3
40
40.3
dB
eN
Input noise voltage
(0)
1
5
µV
iN
Input noise current
(0)
60
200
pA
η
Efficiency
f = 1 Hz
Po = 6W
Po = 10W
RL = 4
Ω
RL = 2
Ω
69
65
%
%
SVR
Supply voltage rejection
f = 100 Hz
Vripple = 0.5V
Rg = 10 k
Ω
RL = 4
Ω
30
36
dB
ELECTRICAL CHARACTERISTICS (continued)
(0) Filter with noise bandwidth: 22 Hz to 22 kHz
TDA2003
Figure 4. Output power vs.
load resistance RL
Fi gure 5. Gain vs. inp ut
sensivity
Figure 6. Gain vs. input
sensivity
F i gu re 7. Di st ort ion vs.
output power
Fi g ure 8. D isto r tion vs.
frequency
Figure 9. Supply voltage
rejection vs. voltage gain
Figure 10. Supply voltage
rejection vs. frequency
Figure 11. Power dissipa-
tion and efficiency vs. output
power (RL = 4
Ω)
Figure 12. Powe r dissipa-
tion and efficiencyvs. output
power (RL = 2
Ω)
5/10
TDA2003
6/10
Figure 13. Maximum power
dissipation vs. supply voltage
(sine wave operation)
Figure 14. Maximum allowable
power dissipation vs. ambient
temperature
Figure 15. Typical values of
capacitor (CX) for different
values of frequency reponse
(B)
Figure 16. Typical application
circuit
Figure 17. P.C. board and component layout for the circuit of
fig. 16 (1 : 1 scale)
APPLICATION INFORMATION
BUILT-IN PROTECTION SYSTEMS
Load dump voltage surgeThe TDA 2003 has a circuit which enables it to
withstand a voltage pulse train, on pin 5, of the type
shown in fig. 19.
If the supply voltage peaks to more than 40V, then
an LC filter must be inserted between the supply
and pin 5, in order to assure that the pulses at pin
5 will be held within the limits shown in fig. 18.