Jak Začít?

Máš v počítači zápisky z přednášek
nebo jiné materiály ze školy?

Nahraj je na studentino.cz a získej
4 Kč za každý materiál
a 50 Kč za registraci!




ML506_Gerber_Plots

PDF
Stáhnout kompletní materiál zdarma (9.59 MB)

Níže je uveden pouze náhled materiálu. Kliknutím na tlačítko 'Stáhnout soubor' stáhnete kompletní formátovaný materiál ve formátu PDF.

C23

C162

C163

P13

DS2

R86

U4

TP10

TP11

R37

C305

FB8

C303

R223

RP9

C143

J80

CP13

J2

CP38

CP130

RP31

C375

B1

J54

J28

C164

C157

R157

U22

P11

C416

R60

CP12

U27

C415

C62

C61

C60

C311

C63

R96

R95

FB55

C159

C156

C152

R141

R140

C158

P10

MH7

C399

R63

R62

R61

C66

C317

C67

C316

J12

J13

J77

SW13

DS23

CP40

RP50

C58

RP26

RP28

J16

RP25

RP29

RP27

RP30

C319

C318

C53

C294

C315

SP1

R139

TP1

P20

U6B

C395

C396

MH2

R85

C295

C141

U45

R137

R138

J20

SW11

SW14

DS22

SW10

DS24

DS20

Q9

U8

X2

U38

C290

C275

C276

X8

X1

J15

RP14

Q8

R78

C47

DS41

R199

SW12

DS21

J7

J4

MH4

SW8

SW2

J5

SW1

MH5

J6

B27

B1

+

+

A27

A1

A1

2

37

38

20

1

+

11

10

Designed by Xilinx

LAYER:

ARTWORK, ROHS COMPLIANT, ML505 VIRTEX-5 LX EVALUATION PLATFORM, 1280415
ARTMASTER # 0531630

22 OF 25 ASSY_TOP

Oct 04 2006

CLK GEN JTAG

1

DVI

RTSEL

1

TX DISAB

USB

1

1

SPDIF

HOST

USB

Systems Engineering Group

ML505-ML509

VIRTEX-5

VIDEO IN

10/100/1000 ETHERNET

SFP

1

ENET MODE SEL

1

PC4 JTAG

LNK

SFP

USB PERIPH

REV A

SEL

CLK

SATA

1

DIFF CLK IN

1

19 OF 25 SILK-SCREEN TOP

SYSACE

PROG

USB ABORT BOOT

FAILSAFE

SACE

1

CFG0

CFG1

CFG2

1

PROG

CLK JTAG

1

PS/2

MOUSE

PCIE FINGER 1X

P

RST

CPU

RST

1

N

TRACE/DEBUG

MOD0

MOD1

MOD2

1

KEYB

1

LEDS

ENET

SATA HOST 2

SATA HOST 1

3V3 REG

MOUSE

EN

BCK

FALL

SACE

RX

TX

DUP

BYP

CHAR LCD

1FAN

TXP

TXN

1

10

1

MGT

RXP

RXN

1V0 REG

PS/2

KEYB

1000

100

ERR2

ERR1

FAN

BDM

1

GPI/O

0

1

2

1V8

COM1

1

3

1

COM2

1

4

USR OSC

SUPRCLK

SYSMON HDR

LINE OUT

COM1

GPI/O

5

6

7

1

1

SACE

STAT

ERR

AVDD SEL

DONE

INIT

CONTRAST

PLAT FASH 1

SEL

CLKOUT

LVDS

HEADPHONE

1

3V3

GND

TCK

TDO

1

TDI

TMS

INIT

BATT

1

1

LINE IN

SPI PROG

FRONT PANEL AUDIO

MICROPHONE

c

P

DIFF CLK OUT

VCCO_SEL

N

5V

2006 Xilinx, Incorporated

PIEZO

3V3

1

3V3

W

SOFTOUCH PRO

1V8 REG

1

2V5

S

N

USR CLOCK

GPIO DIP SW

C

ENCODER

GND

PINS

DIFF

64

2V5

OFF

E

SCL

SDA

64

GND

LED3

LED0

LED1

LED2

SWS

LEDE

SWE

LEDW

SWW

LEDS

SWN

LEDC

SWC

TDO

TDI

LEDN

TMS

TCK

VCC3V3

VCC5V

XGI

62

64

PIN

56

58

60

50

52

54

44

46

48

38

40

42

32

34

36

26

28

30

20

22

24

14

16

18

8

10

12

2

4

6

ON

SW11

SW8

SW10

RP14

Q8

U38

C290

C47

X8

R199

DS41

J4

SW12

DS21

SW2

J7

SW1

J5 J6

R96

R95

J12

J28

FB55

C158

C159

C152

R141

R140

C156

MH7

C399

R63

R62

C415

C66

C58

C317

RP26

RP28

RP25

RP29

RP27

RP30

C67

C318

C53

C316

C319

P10

P20

SW13

U6B

C396

CP40

RP50

A27

A1

C294

C315

SP1

R139

C141

J13

TP1

J20

U45

J77

SW14

DS23

C395

R85

U8

J16
B27

X2

B1

R137

R138

X1

J15

DS22

DS24

DS20

Q9

R78

C295

C276

C275

U3

U1

MH6

RP59

R35

R36

C391

R69

R67 C21

C20

C22

J17

C2

RP11

TP10

TP12

TP13

RP58

R38

C309

C308

C321

R224

R220

R221

X3

R222

X4

C23

C162

DS1

DS3 DS4

U4

TP11

R37

C303

C305

FB8

C164

R223

RP9

U22

C157

+

+

C163

C143

P11

P13

DS2

J80

CP13

U27

J2

CP38

C311

CP130

C375

J54

R157

C416

CP12

R60

R61

C62

C61

C60

C63

RP31

Q12

C43 R83

C41

RP21

J63

C40

FB10

DS5 DS6

U31

U26

R87

J43

C403

U33

C244

C260

J70

U13

U37

J51

C42

RP15

R84

C392

C414

R171

FB77

U30

C333

A1

C288

R91

C282

DS13

DS15

DS16

DS17

RP20

R163

RP53

C371

R195

C434

R194

J60

DS10

DS11

DS12

DS14

RP54

RP55

C372

X5

FB3

C279

R31

U9

J9

R30

J61

C14

FB2

P12

R151

DS35 DS34

DS33

J11

P22

Témata, do kterých materiál patří